

Cadence RTL-to-GDSII Flow v6.0

VideoTitle :Design Specification FlowChart

Time(HH:MM:SS) : 00:00:01

This is a flow chart of the cadence EDA flow RTL to GDS two.

Time(HH:MM:SS) : 00:00:06

The complete flow with all the phases that it goes through.

Time(HH:MM:SS) : 00:00:08

And next to each of the phase there are a snapshot of tools given here.

Time(HH:MM:SS) : 00:00:13

We start with the design specification.

Time(HH:MM:SS) : 00:00:15

Rtl coding.

Time(HH:MM:SS) : 00:00:16

Functional simulation.

Time(HH:MM:SS) : 00:00:18

Coverage analysis.

Time(HH:MM:SS) : 00:00:19

This is all the front end tasks.

Time(HH:MM:SS) : 00:00:21

Then comes the back end the logic synthesis design for test synthesis atpg vector generation.

Time(HH:MM:SS) : 00:00:29

Then the floor planning, the implementation, the power planning, the placement clock tree synthesis, routing.

Time(HH:MM:SS) : 00:00:36

Then we do have the timing analysis.

Time(HH:MM:SS) : 00:00:38

The static timing analysis with the output given from the static timing analysis.

Time(HH:MM:SS) : 00:00:44

We run the simulation again at the gate level.

Time(HH:MM:SS) : 00:00:47

This is called the gate level simulation.

Time(HH:MM:SS) : 00:00:49

Then we have the output from it a set of gates or the netlist.

Time(HH:MM:SS) : 00:00:53

And this is the GDS two.

Time(HH:MM:SS) : 00:00:55

In this module we are dealing with the design specification phase of this flowchart.